

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|--|---------------|----------------------|---------------------|-------------------|--|
| 10/728,894 | 12/08/2003 | Herman Kwong | 57983.000155 | 57983.000155 9607 | |
| 75 | 90 06/05/2006 | | EXAMINER | | |
| Thomas E. Anderson | | | ROSSOSHEK, YELENA | | |
| Hunton & Williams LLP 1900 K Street, N.W. | | | ART UNIT | PAPER NUMBER | |
| Washington, DC 20006-1109 | | | 2825 | | |

DATE MAILED: 06/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | 12. |
|--|---|---|-----------|
| | Application No. | Applicant(s) | |
| | 10/728,894 | KWONG ET AL. | |
| Office Action Summary | Examiner | Art Unit | |
| | Helen Rossoshek | 2825 | |
| The MAILING DATE of this communication app | ears on the cover sheet with the c | orrespondence address - | |
| Period for Reply | ALCOST TO SYDIDE AMOUNT !! | (O) OD TUUDTY (OO) DAY | 10 |
| A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE | N. nely filed the mailing date of this communica D (35 U.S.C. § 133). | |
| Status | | | |
| 1) Responsive to communication(s) filed on 24 M | arch 2006. | | |
| 2a) ☐ This action is FINAL . 2b) ☑ This | action is non-final. | | |
| 3) Since this application is in condition for allowar | nce except for formal matters, pro | secution as to the merits | ; is |
| closed in accordance with the practice under E | Ex parte Quayle, 1935 C.D. 11, 45 | 53 O.G. 213. | |
| Disposition of Claims | | | |
| 4) Claim(s) <u>1-18</u> is/are pending in the application. | | | |
| 4a) Of the above claim(s) <u>10-14</u> is/are withdraw 5) Claim(s) is/are allowed. | n from consideration. | | |
| 6)⊠ Claim(s) <u>1-9 and 15-18</u> is/are rejected. | | | |
| 7) Claim(s) is/are objected to. | | | |
| 8) Claim(s) are subject to restriction and/or | r election requirement. | | |
| Application Papers | | | |
| 9) The specification is objected to by the Examine | r. | | |
| 10) The drawing(s) filed on 08 December 2003 is/a | | ed to by the Examiner. | |
| Applicant may not request that any objection to the | drawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | |
| Replacement drawing sheet(s) including the correct | ion is required if the drawing(s) is ob | jected to. See 37 CFR 1.12 | 1(d). |
| 11) The oath or declaration is objected to by the Ex | aminer. Note the attached Office | Action or form PTO-152. | |
| Priority under 35 U.S.C. § 119 | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: | priority under 35 U.S.C. § 119(a) |)-(d) or (f). | |
| 1. Certified copies of the priority documents | s have been received. | | |
| 2. Certified copies of the priority documents | s have been received in Applicati | on No | |
| Copies of the certified copies of the prior | _ - | ed in this National Stage | |
| application from the International Bureau | | | |
| * See the attached detailed Office action for a list | of the certified copies not receive | d. | |
| Attachment(s) | | | |
| 1) Notice of References Cited (PTO-892) | 4) Interview Summary | | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 12/08/2003. | Paper No(s)/Mail Da 5) Notice of Informal P 6) Other: | ate Patent Application (PTO-152) | |
| | | | |

Application/Control Number: 10/728,894 Page 2

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to the Application 10/728,894 filed 12/08/2003 and response to election/restriction requirement filed 03/24/2006.

- 2. Claims 1-18 remain pending in the Application. Group II (claims 10-14) are withdrawn from a consideration as non-elected claims.
- 3. Applicant's election with traverse of Group I (claims 1-9 and 15-18) in the reply filed on 03/24/2006 is acknowledged. The traversal is on the ground(s) that Examiner fails to explain how the invention defined in claims 1-9 is independent from the invention defined in claims 10-14. "That is. It is clear that the invention defined in claims 1-9 and the invention defined in claims 10-14 are both directed to a method for mapping contacts of a programmable logic device (PLD) to an electronic component in a signal routing device having one or more layers (see preambles)". This is not found persuasive because Inventions Group I and Group II are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because the method for mapping contacts of a programmable logic device (PLD) to an electronic component in a signal routing device (Group I) does not require steps of optimization of the routing map (Group II) and can stand alone. The subcombination has separate utility such as optimization of the routing map. Moreover, the fact that the group of claims 1-9, 15-18

is disclosed in different embodiment of the specification (see specification, page 4) then the group of claims 10-14 conforms that these two groups can stand alone.

Because these inventions are distinct for the reasons given above, and the search for one group is not required for another group, restriction for examination purposes as indicated is proper.

The restriction requirement has been fully reconsidered, and is still deemed proper and is therefore made FINAL. The elected claims 1-9 and 15-18 will be examined in this office action. Claims 10-14 are withdrawn from consideration. The Applicant is advised, that cancellation of non-elected claims is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-9 and 15-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Taylor (US Patent 5,857,109).

With respect to claim 1 Taylor teaches a method for mapping contacts of a programmable logic device (PLD) to an electronic component in a signal routing device having one or more layers within a mechanism and method for configuring a programmable logic device (PLD) and programmable connection to the PLD including

Page 4

Art Unit: 2825

hardware resources (electronic components) connectible to the PLD (col. 4, II.41-49), wherein PLD is mounted into PCB (col. 6, II.34-39) and programmable logic devices, such as FPGA, PLD and CPLD are fabricated on multiple layers (col. 2, II.27-30; col. 7, II.47-53), the method comprising: assigning a set of one or more contacts of the PLD to one or more respective contacts of the electronic component based at least in part on a pattern of electrically conductive traces routed from respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device within pin assignments between PLD 11 and DRAM 13 (electronic component) as shown on the Fig. 3, wherein interconnections between PLD 11 and DRAM 13 are programmable and might be configured and reconfigured as needed, and even some of connections are fixed, pin assignments may be differencing (col. 9, II.30-43) and wherein interconnecting PLD 11 is performed using arbitrary number of configurable channels (col. 10, II.10-14; col. 2, II.31-43) using bridgemode for interconnecting PLD with other electronic components, which allows flexible and variable connection through the PLD (col. 12, II.1-2) using buses including L-bus as shown on the Fig. 3.

With respect to claim 15 Taylor teaches a signal routing device having one or more layers within PCB (col. 6, II.34-39), wherein PLD and other electronic components are mounted to PCB and wherein mechanism and method for configuring a programmable logic device (PLD) and programmable connection to the PLD is used including hardware resources (electronic components) connectible to the PLD (col. 4, II.41-49), and further comprising an electronic component having a plurality of contacts within electronic components (DRAM, EPROMs) having plurality of pins for connecting

Page 5

Art Unit: 2825

with other electronic components (col. 9, II.41-43; col. 8, II.4-12); and a plurality of electrically conductive traces connecting contacts of the PLD to respective contacts of the electronic component, the plurality of electrically conductive traces routed from the respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device within creating electrically conductive traces between PLD 11 and other electronic components, such as EPROMs, DRAM etc. (col. 8, II.4-12) within pin assignments between PLD 11 and DRAM 13 (electronic component) as shown on the Fig. 3, wherein interconnections between PLD 11 and DRAM 13 are programmable and might be configured and reconfigured as needed, and even some of connections are fixed, pin assignments may be differencing (col. 9, II.30-43) and wherein interconnecting PLD 11 is performed using arbitrary number of configurable channels (col. 10, II.10-14; col. 2, II.31-43) using bridgemode for interconnecting PLD with other electronic components, which allows flexible and variable connection through the PLD (col. 12, II.1-2) using buses including L-bus as shown on the Fig. 3; wherein the one or more contacts of the PLD are assigned based at least in part on a pattern formed by the electrically conductive traces routed from the respective contacts of the electronic component via the one or more channels within interconnecting PLD 11 is performed using arbitrary number of configurable channels (col. 10, II.10-14; col. 2, II.31-43).

With respect to claims 2-9 and 16-18 Taylor teaches:

Claim 2: further comprising the step of forming electrically conductive traces between the set of one or more contacts of the PLD and the respective contacts of the

electronic component accordance with the pattern of electrically conductive traces within creating electrically conductive traces between PLD 11 and other electronic components, such as EPROMs, DRAM etc. (col. 8, II.4-12);

Claim 3: wherein one or more of the electrically conductive traces are routed to respective contacts of the PLD via one or more channels formed at one or more layers of the signal routing device within connecting PLD 11 with other electronic components within I/O channels with configurable busses (H-bus) (col. 12, II.12-15), wherein the connection between I/) channel and the local extension of the H-bus are hardwired, but may be programmable connectible (col. 12, II.36-38);

Claim 4: further comprising the steps determining first pattern of electrically conductive traces routed from respective contacts of the electronic component via at least one channel of the one or more channels (col. 2, II.40-45; II.27-30); determining a contact assignment pattern for one or more contacts of the PLD based at least in part on the first pattern of electrically conductive traces (col. 9, II.41-43); and refining the first pattern of electrically conductive traces based at least in part on the first contact assignment pattern to generate a second of electrically connective traces routed from the respective contacts of the electronic component via at least one of the one or more channels (col. 5, II.54-58);

Claim 5: wherein the one or more contacts of the PLD are assigned to the one or more respective contacts of the electronic component based at least in part on the second pattern of electrically conductive traces (col. 9, II.30-34);

Claim 6: further comprising the step of: assigning one or more contacts of the PLD to one or more respective contacts of a second electronic component of the signal routing device based at least in part on a pattern of electrically conductive traces routed from respective contacts of the second electronic component via one or more channels formed at one or more layers of the signal routing device within pin assignments between PLD 11 and DRAM 13 (electronic component) as shown on the Fig. 3, wherein interconnections between PLD 11 and DRAM 13 are programmable and might be configured and reconfigured as needed, and even some of connections are fixed, pin assignments may be differencing (col. 9, II.30-43) and wherein interconnecting PLD 11 is performed using arbitrary number of configurable channels (col. 10, II.10-14; col. 2, II.31-43) using bridgemode for interconnecting PLD with other electronic components, which allows flexible and variable connection through the PLD (col. 12, II.1-2) using buses including L-bus as shown on the Fig. 3, wherein PLD 11 mi9ght be connected to one or more electronic components, such as EPROMs, DRAM etc. (col. 8, II.4-12);

Claim 7: further comprising the step of: assigning one or more contacts of a second PLD to one or more respective contacts of the electronic component based at least in part on a second pattern of electrically conductive traces routed from respective contacts of the electronic component via one or more channels formed at one or more layers of the signal routing device within circuit design including series of PLD and series of other electronic components as shown on the Fig. 5 (col. 2, II.31-34), wherein interconnections between PLDs and DRAMs are programmable and might be configured and reconfigured as needed, and even some of connections are fixed, pin

assignments may be differencing (col. 9, II.30-43) and wherein interconnecting PLD 11 is performed using arbitrary number of configurable channels (col. 10, II.10-14; col. 2, II.31-43) using bridgemode for interconnecting PLD with other electronic components, which allows flexible and variable connection through the PLD (col. 12, II.1-2) using buses including L-bus as shown on the Fig. 3, wherein PLD 11 might be connected to one or more electronic components, such as EPROMs, DRAM etc. (col. 8, II.4-12);

Claims 8 and 16: wherein the one or more contacts of the PLD are assigned to the respective contacts of the electronic component by programming the PLD (col. 5, II.1-3);

Claims 9 and 17: wherein the electronic component includes one of a group consisting of: a programmable logic device (PLD) and an application specific integrated circuit (ASIC) (col. 2, II.1-8);

Claim 18: wherein the electrically connective traces are routed to the respective contacts of the PLD via one or more channels formed at one or more layers of the signal routing device within creating electrically conductive traces between PLD 11 and other electronic components, such as EPROMs, DRAM etc. (col. 8, II.4-12) using channels (coo. 2, II.40-45).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is 571-272-1905. The examiner can normally be reached on 7:30-4:30.

Application/Control Number: 10/728,894 Page 9

Art Unit: 2825

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Examiner Helen Rossoshek AU 2825

A. M. Thompson
Primary Examiner
Technology Center **2**800